

Towards Atomic Defect-Aware Physical Design of Silicon Dangling Bond Logic on the H-Si(100)-2×1 Surface

Marcel Walter*, Jeremiah Croshaw^{†‡}, Samuel Sze Hang Ng[§], Konrad Walus[§], Robert Wolkow^{†‡}, and Robert Wille*[¶]

*Chair for Design Automation, Technical University of Munich, Germany
Email: {marcel.walter, robert.wille}@tum.de

[†]Department of Physics, University of Alberta, Edmonton, Canada
Email: {croshaw, rwolkow}@ualberta.ca

[‡]Quantum Silicon Inc., Edmonton, Canada

[§]Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada
Email: {samueln, konradw}@ece.ubc.ca

[¶]Software Competence Center Hagenberg GmbH, Austria

Abstract—Recent advancements in *Silicon Dangling Bond* (SiDB) fabrication have transitioned from manual to automated processes. However, sub-nanometer substrate defects remain a significant challenge, thus preventing the fabrication of functional logic. Current design automation techniques lack defect-aware strategies. This paper introduces an idea for a surface defect model based on experimentally verified defects, which can be applied to enhance the robustness of established gate libraries. Additionally, a prototypical automatic placement and routing algorithm is presented, utilizing STM data from physical experiments to obtain dot-accurate circuitry resilient to atomic surface defects. Initial evaluations on surfaces with varying defect rates demonstrate their critical impact, suggesting that fabrication processes must achieve defect rates of around 0.1 % to further advance this circuit technology.

I. INTRODUCTION & MOTIVATION

Acting as atomically-sized quantum dots, *Silicon Dangling Bonds* (SiDBs) have seen tremendous recent fabrication advancements, making it an attention-worthy post-CMOS candidate [1]. However, SiDB device fabrication and operation are hampered by the technology's atomic precision requirements which are sensitive to sub-nanometer level substrate defects occurring during hydrogen-passivated silicon (H-Si(100)-2×1) surface preparation [2], [3].


This paper introduces an initial idea for defect-aware SiDB logic, integrating defect analysis into automatic layout design. The main contributions are: 1) Proposing an atomic defect model categorizing 13 types of H-Si(100)-2×1 surface defects to facilitate design automation. 2) Analyzing the *Bestagon* gate library's sensitivity to certain defects and proposing robust redesigns [4]. 3) Developing a prototypical algorithm for placement and routing of SiDB circuit layouts that avoids regions with atomic defects. 4) Estimating the impact of defects on H-Si(100)-2×1 surfaces via initial experiments, providing insights for future large-scale SiDB device fabrication.

The proposed framework introduces SiDB physical design under defect constraints. Our findings suggest that a defect rate of around 0.1 % cannot be exceeded for large scale SiDB circuit manufacturing. Overall, this motivates the development of dedicated defect-aware design frameworks.¹

II. ATOMIC SURFACE DEFECTS

Contemporary H-Si(100)-2×1 surfaces possess an unavoidable concentration of atomic defects, deviations from the ideal surface phase,

¹A supplementary repository containing all surface data and the initial implementation of the prototypical physical design algorithm is publicly available at <https://github.com/cda-tum/sidb-defect-aware-physical-design>.



(a) STM surface scan of 19 nm × 18 nm with visible defects.




Fig. 1: A H-Si(100)-2×1 surface and common atomic defects found thereon depicted as side-view ball-and-stick models.

such as unpassivated or missing silicon atoms, contaminant atoms, or structural deformation. These variations affect uniform SiDB creation, SiDB behavior, and logic gate functionality.

Fig. 1a shows an STM scan of a fabricated H-Si(100)-2×1 surface with a variety of highlighted defects corresponding to the ball-and-stick-model depictions in Fig. 1b to Fig. 1g [2].

This work addresses the atomic defect gap in SiDB logic and design automation research, thus preventing further fabrication infeasibility stemming from defect-agnostic layout design.

TABLE I: Layout data obtained from physical design on experimentally fabricated and simulated H-Si(100)-2×1 surfaces.

BENCHMARK [4]			EXAMINED SURFACE DATA											
Name	defect-free		EXPERIMENTAL STM SCANS				SIMULATED W/ CHARGED DEFECTS							
	#SiDBs	A[nm ²]	8.57% defective		6.26% defective		1% defective		0.5% defective		0.1% defective		1% defective	
			#SiDBs	A[nm ²]	#SiDBs	A[nm ²]	#SiDBs	A[nm ²]	#SiDBs	A[nm ²]	#SiDBs	A[nm ²]	#SiDBs	A[nm ²]
xor2	59	979.55	—	—	—	—	58	1120.67	59	979.55	58	1120.67	59	979.55
xnor2	63	979.55	—	—	—	—	62	1120.67	63	979.55	62	1120.67	63	979.55
par_gen	99	1956.15	—	—	—	—	—	—	97	2094.47	111	1882.72	98	1898.50
mux2l	177	3447.67	—	—	—	—	—	—	—	—	230	5540.22	—	—
par_check	317	6051.59	—	—	—	—	—	—	—	—	358	7924.58	—	—
xor5_r1	200	3447.67	—	—	—	—	—	—	216	7524.68	174	4682.02	198	5629.58
xor5_majority	191	3445.16	—	—	—	—	—	—	209	7524.68	166	4682.02	181	5533.14
t	459	7924.58	—	—	—	—	—	—	—	—	443	8724.82	541	20502.28
t_5	482	7924.58	—	—	—	—	—	—	—	—	458	8941.14	487	17122.00
cl7	341	6330.29	—	—	—	—	—	—	—	—	391	7924.58	598	20577.78
													466	10316.02

III. DEFECT-AWARE PHYSICAL DESIGN

This section proposes an idea for an SiDB logic framework that can address the limitations of current methods in handling atomic surface defects.

A. Surface Defect Model & Robust Gate Library

Defect-aware design begins by the identification of defect charge, which is enabled by a pixel-based defect-type classification from STM images using a CNN based on [5].

An initial idea is established to determine the minimum distance for gate tiles from defects to maintain correct logic operation, involving physical simulations [6]–[8] and experimentally fitted parameters for silicon vacancy defects [3]. This process is applied to the *Bestagon* standard gate library [4], identifying nonfunctional tiles at tested defect distances. Subsequently, tiles are redesigned using an automated SiDB layout designer based on reinforcement learning [9], aiming for minimal avoidance distances.

B. Automatic Physical Design

Our idea is to adopt tile-based design, assuming a hexagonal tiling with established SiDB gates [4], [10], yet to remain applicable to any tiling and standard library. Differing from idealized defect-free surface assumptions, we incorporate realistic STM scans as input. Overlaying a tiling, each gate and wire is matched against each tile in every rotation, identifying defective gate-tile pairs to construct a blacklist.

This blacklist, comprising SiDB structures unable to function correctly on specific tiles, is used as a set of constraints in a satisfiability-based placement and routing algorithm [11]. The algorithm ensures these gates/wires are not placed on the affected tiles, resulting in a navigation around surface defects, thereby maintaining functionality despite disturbances.

IV. EXPERIMENTAL EVALUATION

In this section, we present and discuss initial results of an experimental evaluation of the proposed concepts by the means of Table I.

A. Experimental Setups

Two surfaces were experimentally fabricated and measured with an STM, supplemented by simulations. STM measurements utilized an Omicron LT-STM system at 4.5 K and 3×10^{-11} Torr vacuum. Images were acquired in constant height mode using a Nanonis SPM controller.

A CNN for defect identification, based on [5], was implemented in Python using Keras and TensorFlow, expanding the training data and increasing the defect classes to 13. The prototypical defect-aware placement and routing algorithm was implemented in C++ for the *Munich Nanotech Toolkit* (MNT) *fiction* [12].

B. Results

The obtained STM scans showed defect rates of 8.57 % and 6.26 % on fabricated H-Si(100)-2×1 surfaces. The defect-aware algorithm applied to benchmark circuits indicated no successful layout generation due to high defect rates, emphasizing the impact of atomic defects on logic design [13]. Simulated surface evaluations with variable defect rates (1 %, 0.5 %, 0.1 %) hint at three key findings: 1) increased area consumption due to defect avoidance, 2) substantial impact of high defect rates and charged defects on layout feasibility, 3) and the necessity of achieving a defect rate around 0.1 % for larger-scale layout manufacturing.

V. CONCLUSIONS

This work addresses the challenges of atomic substrate defects in *Silicon Dangling Bond* (SiDB) fabrication. We developed a surface defect model from 13 H-Si(100)-2×1 defect types to enhance SiDB gate library robustness and introduced a prototypical defect-aware placement and routing algorithm operating on STM data. Initial results highlight the necessity of limiting defect rates to around 0.1 %, particularly in the presence of charged defects, to advance SiDB logic manufacturing. Overall, this motivates the development of dedicated defect-aware design frameworks.

REFERENCES

- [1] T. Huff *et al.*, “Binary Atomic Silicon Logic,” *Nature Electronics*, vol. 1, pp. 636–643, 2018.
- [2] J. Croshaw *et al.*, “Atomic defect classification of the H-Si(100) surface through multi-mode scanning probe microscopy,” *Beilstein Journal of Nanotechnology*, vol. 11, no. 1, pp. 1346–1360, 2020.
- [3] T. Huff *et al.*, “Electrostatic Landscape of a Hydrogen-Terminated Silicon Surface Probed by a Moveable Quantum Dot,” *ACS Nano*, vol. 13, no. 9, pp. 10566–10575, 2019.
- [4] M. Walter *et al.*, “Hexagons are the Bestagons: Design Automation for Silicon Dangling Bond Logic,” in *DAC*, vol. 22, 2022.
- [5] M. Rashidi *et al.*, “Deep learning-guided surface characterization for autonomous hydrogen lithography,” *Machine Learning: Science and Technology*, vol. 1, no. 2, 2020.
- [6] S. S. H. Ng *et al.*, “SiQAD: A Design and Simulation Tool for Atomic Silicon Quantum Dot Circuits,” *TNANO*, vol. 19, pp. 137–146, 2020.
- [7] —, “Charged Defect Simulation in SiDB Systems,” 2022. [Online]. Available: <https://arxiv.org/abs/2211.08698>
- [8] J. Drewniok *et al.*, “QuickSim: Efficient and Accurate Physical Simulation of Silicon Dangling Bond Logic,” in *IEEE-NANO*, 2023, pp. 817–822.
- [9] R. Lupo *et al.*, “Automated Atomic Silicon Quantum Dot Circuit Design via Deep Reinforcement Learning,” 2022.
- [10] J. Huang *et al.*, “Tile-based QCA Design Using Majority-like Logic Primitives,” *JETC*, vol. 1, no. 3, pp. 163–185, 2005.
- [11] M. Walter *et al.*, “An Exact Method for Design Exploration of Quantum-dot Cellular Automata,” in *DATE*, 2018, pp. 503–508.
- [12] —, “fiction: An Open Source Framework for the Design of Field-coupled Nanocomputing Circuits,” 2019.
- [13] T. R. Huff *et al.*, “Atomic White-Out: Enabling Atomic Circuitry through Mechanically Induced Bonding of Single Hydrogen Atoms to a Silicon Surface,” *ACS Nano*, vol. 11, no. 9, pp. 8636–8642, Sep. 2017.